

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:	Tyler J. Gomm et al.	Examiner:	Unknown
Serial No.:	Unknown	Group Art Unit:	Unknown
Filed:	Herewith	Docket:	303.816US2
Title:	MEASURE-CONTROLLED CIRCUIT WITH FREQUENCY CONTROL		

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 *et. seq.*, the enclosed materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicants respectfully request that this Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicants request that a copy of the 1449 form, initialed as being considered by the Examiner, be returned to the Applicants with the next official communication.

Pursuant to 37 C.F.R. §1.97(b), it is believed that no fee or statement is required with the Information Disclosure Statement. However, if an Office Action on the merits has been mailed, the Commissioner is hereby authorized to charge the required fees to Deposit Account No. 19-0743 in order to have this Information Disclosure Statement considered.

Pursuant to 37 C.F.R. §1.98(d), copies of the listed documents are not provided as these references were previously cited by or submitted to the U.S. Patent Office in connection with Applicants' prior U.S. application, Serial No. 10/147657, filed on May 16, 2002, which is relied upon for an earlier filing date under 35 U.S.C. §120.

INFORMATION DISCLOSURE STATEMENT

Serial No :Unknown

Filing Date: Herewith

Title: MEASURE-CONTROLLED CIRCUIT WITH FREQUENCY CONTROL

Page 2

Dkt: 303.816US2

The Examiner is invited to contact the Applicants' Representative at the below-listed telephone number if there are any questions regarding this communication.

Respectfully submitted,

TYLER J. GOMM ET AL.

By their Representatives,

SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.
P.O. Box 2938
Minneapolis, MN 55402
(612) 373-6969

Date 2/4/04

By 

Viet V. Tong
Reg. No. 45,416

"Express Mail" mailing label number: EV332567714US

Date of Deposit: February 4, 2004

This paper or fee is being deposited on the date indicated above with the United States Postal Service pursuant to 37 CFR 1.10, and is addressed to The Commissioner for Patents, Mail Stop Patent Application, P.O. Box 1450, Alexandria, VA 22313-1450.

Substitute for form 1449A/PTO INFORMATION DISCLOSURE STATEMENT BY APPLICANT <i>(Use as many sheets as necessary)</i>		Complete if Known	
		Application Number	Unknown
		Filing Date	Even Date Herewith
		First Named Inventor	Gomm, Tyler
		Group Art Unit	Unknown
		Examiner Name	Unknown
Sheet 1 of 1		Attorney Docket No: 303.816US2	

US PATENT DOCUMENTS

Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate
	US-6,088,255	07/11/2000	Matsuzaki, Yasuropu , et al.	365	76	08/20/1998
	US-6,219,384	04/17/2001	Kliza, Phillip S., et al.	375	258	04/10/1998
	US-6,313,676	11/06/2001	Abe, Katsumi , et al.	327	158	03/16/2000
	US-6,421,789	07/16/2002	Ooishi, Tsukasa	714	7	06/16/1999
	US-6,476,653	11/05/2002	Matsuzaki, Yasuropu	327	158	01/29/2001

FOREIGN PATENT DOCUMENTS

Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T ²

OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS

Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
		JANG, SEONG-JIN , et al., "A Compact Ring Delay Line for High Speed Synchronous DRAM", <u>IEEE 1998 Symposium on VLSI Circuits Digest of Technical Papers</u> , (June 11-13, 1998),60-61	
		KIM, JAE J., et al., "A low-jitter mixed-mode DLL for high-speed DRAM applications", <u>IEEE Journal of Solid State Circuits</u> , 35(10), (October 2000),1430-1436	

EXAMINER**DATE CONSIDERED**